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Abstract 
This paper aims to address the DC o˙set rejection problem in grid synchronization algorithm. A simple approach to 
estimate the unknown grid frequency in the presence of DC o˙set is proposed for this purpose. Some of the existing 
techniques available in the literature use either low-pass flter or an additional integrator to eliminate the DC o˙set. Both 
approaches require an additional parameter to tune. However, tuning the additional parameter is not straightforward. 
Moreover, tuning the overall system can be complicated due to the presence of DC o˙set rejection part. The proposed 
approach does not require any additional parameter to tune. By considering the orthogonal signal instead of the DC o˙set 
as an additional state, the proposed technique can eÿciently estimate the unknown frequency of the grid. Application 
to both single and three-phase grids are provided. Comparative experimental results with DC o˙set rejection capable 
second-order generalized integrator (SOGI) phase-locked loop (PLL) (SOGI-PLL) demonstrate the e˙ectiveness and 
suitability of the proposed technique. 
Keywords: Phase Estimation, Frequency Estimation, DC O˙set 
1. Introduction 
Many applications in power electronics, machine and 
drives (PEMD) area require accurate information of the 
grid voltage signal. Some of the application examples are: 
grid-connected converter [1–14], active power flter [15], 
dynamic voltage restorer [16, 17], electric vehicle on-board 
charger [18], motor drive as smart load [19], to name a few. 
These applications require fast and accurate estimation of 
single and three-phase grid voltage parameters. 
Existing literature on the accurate estimation of grid 
voltage parameter is huge and covers a wide variety of tech-
niques. Some of the most popular techniques are: Kalman 
flter [20, 21], discrete Fourier transform (DFT) [22, 23], 
linear and nonlinear regression [21, 24], adaptive notch fl-
ter (ANF) [25, 26], second order generalized integrator 
(SOGI) [27–33], Luenberger observer [34–36], open-loop 
techniques [37, 38], phase-locked loop [39–44], to name a 
few. 
DC o˙set presents a signifcant challenge for many of 
the techniques mentioned so far as they do not consider 
the presence of DC o˙set explicitly. As such, the presence 
of DC o˙set will give rise to steady-state ripple in the 
estimated parameters. There are two main sources of DC 
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o˙set. Firstly, DC o˙set can be introduced due to current 
transformation saturation [45]. Secondly, signal conversion 
process (analog to digital) can also introduce DC o˙set 
[43]. Since DC o˙set will introduce steady-state ripple, 
proper care needs to be taken to eliminate the e˙ect of 
DC o˙set. 
Many successful attempts have been made so far on 
adding DC o˙set rejection capability to grid synchroniza-
tion techniques. Some of the commonly used approaches 
are: frequency adaptive pre-loop fltering [46–48], low-pass 
fltering [27, 43], delayed signal cancellation (DSC) opera-
tor [49], additional integrator-based DC o˙set estimation 
[50, 51], to name a few. Many of these techniques in-
crease the overall system order by at least two and/or has 
large memory requirements. This increase the computa-
tional complexity of the overall closed-loop system. More-
over, parameter tuning can also be complicated. Out of 
the various techniques, low-pass fltering [27, 43] and ad-
ditional integrator-based DC o˙set estimation [50] are two 
of the simplest technique available in the literature. Both 
techniques are frst-order approach and has only one ad-
ditional parameter to tune w.r.t. the standard approach 
i.e. without DC o˙set. However, tuning of the additional 
parameter is not straightforward. 
In the case of low-pass fltering [27, 43], the tuning pa-
rameter is the flter cut-o˙ frequency. Cut-o˙ frequency 
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needs to be selected as lower than the nominal frequency 
of the grid. Low cut-o˙ frequency increase the convergence 
time and decrease the disturbance sensitivity. As such cut-
o˙ frequency needs to be selected as trade-o˙ between the 
transient performance and sensitivity to disturbance. Ad-
ditional integrator-based DC o˙set estimation [50] tech-
nique considers the DC o˙set as an additional state. This 
approach is commonly used in state-space fltering tech-
niques as well e.g. Kalman flter. This approach also re-
quires an additional tuning parameter that controls the 
convergence of the DC o˙set estimation error. If this ap-
proach is used in conjunction with other notch flter (e.g. 
SOGI), then the DC o˙set estimation gain needs to be 
signifcantly smaller than that of the notch flter gain. In 
the literature, the DC o˙set estimation tuning parameter 
is selected as approximately one-ffth or smaller than the 
notch flter gain. In the presence of additional integra-
tor, obtaining an accurate small-signal model for the gain 
tuning of the closed-loop system (including proportional 
integral controller of the PLL) can be diÿcult. 
To overcome the limitation of the simple DC o˙set re-
jection techniques, a novel approach is considered in this 
work. In the proposed approach, no low-pass fltering or 
additional integrator-based DC o˙set estimation are in-
volved. Instead of considering the DC o˙set as an ad-
ditional state, the orthogonal signal is considered as an 
additional state. This eliminates the need of any addi-
tional tuning gain similar to [50, 52, 53] or low-pass fl-
tering similar to [27, 43]. Once the orthogonal signal is 
generated, then the frequency can be estimated using any 
standard approach available in the literature. Tuning gain 
or low-pass fltering free orthogonal signal generation can 
be considered as a signifcant improvement over the exist-
ing literature. 
The main contribution of this paper is the novel compu-
tationally simple DC o˙set rejection technique. The pro-
posed technique does not require any gain tuning unlike 
[50, 52, 53]. It is also free from any fltering unlike [27, 43]. 
The proposed technique has 1 gain to tune whereas PLL-
based techniques have 4 and FLL-based techniques have 
3 parameters to tune. This is an important advantage of 
the proposed technique over the existing literature. 
The rest of this paper is organized as follows: Sec. 
2 describes the development of the proposed technique. 
This Section also includes a short summary of two existing 
DC o˙set rejection techniques. Extension of the proposed 
technique to three-phase system is given in Sec. 3. Ex-
perimental results are discussed in sec. 4. Finally, Sec. 5 
concludes this paper. 
2. Simple DC O˙set Rejection Technique Devel-
opment 
A single-phase grid voltage signal with DC o˙set can 
be written as: 
Figure 1: Basic overview of orthogonal signal generator-based single-
phase PLL. 
⎛ ⎞ 
y = y0 + A sin ⎝ωt + φ⎠ (1)| {z }
θ 
where y0, A, ω, φ, and θ are the DC o˙set, amplitude, an-
gular frequency, initial phase-angle, and the instantaneous 
phase, respectively. In grid synchronization application, 
the problem is to estimate the unknown angular frequency 
ω and the instantaneous phase θ from the measured grid 
voltage signal y. The unknown frequency is typically mod-
eled as ω = ωn +Δω, where ωn is the nominal frequency 
(typically ωn = 100π or 120π) and Δω is the deviation 
from the nominal frequency. When the grid voltage sig-
nal does not contain any DC o˙set, there are plenty of 
techniques available in the literature to estimate ω and θ. 
However, the presence of DC o˙set limits the applications 
of many of those techniques. In this Section, two simple 
techniques will be summarized that add DC o˙set rejec-
tion capability to grid synchronization algorithms. 
2.1. Review of Two Existing Methods 
2.1.1. Low-pass fltering-based DC o˙set rejection 
Many single-phase PLL techniques rely on the idea of 
synchronous reference frame - PLL (SRF-PLL) [54]. How-
ever, SRF-PLL uses Park transformation that requires two 
signals that are orthogonal. Single-phase system has only 
one measured signal. To overcome this limitation, single-
phase PLL employs orthogonal signal generator (cf. Fig. 
1). However, in the presence of DC o˙set, traditional or-
thogonal signal generators (OSG) can not accurately gen-
erate the orthogonal signal resulting in estimation ripple in 
the estimated instantaneous phase and frequency. To over-
come the e˙ect of DC o˙set in second-order generalized in-
tegrator (SOGI)-type OSG, low-pass fltering (LPF) is frst 
reported in [43]. Later on, some other modifcations of this 
technique are also proposed in the literature e.g. [27]. Two 
demonstrate the working principle of this technique, let us 
consider the grid voltage signal y = y0 + A sin(θ) and its 
⊥ ⊥orthogonal signal y = −A cos(θ). To estimate y from 
y, SOGI takes the following form: 
ẋ1 = x2ω (2a)⎛ ⎞ 
ẋ2 = −x1ω + k ⎝y − x2⎠ ω (2b)| {z }
ε 
2 
Figure 2: Low-pass flter-based DC o˙set rejection technique [43]. 
where x1 and x2 are the estimates of y⊥ and y and ks > 0 
is the flter gain. When y0 = 0, x1 and x2 asymptotically 
estimates y⊥ and y as the feedback error term ε will con-
verge to zero. However, in the presence of y0, although x2 
will be able to estimate y, however, x1will not be able to 
estimate exactly y⊥. It will estimate y⊥ with some o˙set. 
In the presence of y0, the solution of x1 can be written as: 
Z t 
x1 = ω x2(τ) dτ | {z }0 
ŷ(τ ) Z t 
= −A cos(θ) + ω Â0(τ)dτ (3) 
0 
⊥Eq. (3) shows that x1 is estimating y with some o˙-
set. A simple low-pass flter can be used to eliminate the 
o˙set term from eq. (3). The block diagram of the LPF-
based DC o˙set rejection technique applied to SOGI flter 
is given in Fig. 2. The transfer function of the flter can 
be chosen as LPF(s) = ωc/(s + ωc), where ωc is the cut-o˙ 
frequency. Transfer functions of the estimated signals in 
this case are given below: 
x2 kωs 
(s) = (4a)
y s2 + kωs + ω2 
? 2x −kωcs + kω2s1 (s) = (4b)
y s3 + (kω + ωc)s2 + (ω2 + kωωc)s + ω2ωc 
The gain of the transfer function (4b) is zero at s = 0 
(i.e. the frequency of the o˙set term). As such the LPF 
?can completely eliminate the DC o˙set at x1. However, 
in addition to the flter gain k, this technique introduces 
one more gain to tune which is the flter cut-o˙ frequency. 
The cut-o˙ frequency signifcantly a˙ect the performance 
of this technique. Moreover, this technique can be prone 
to error due to high frequency harmonics. 
2.1.2. Extended state-based DC o˙set rejection 
This technique was frst reported in [50]. In this case, 
the DC o˙set is considered as an additional state. To 
demonstrate the working principle of this technique, let 
us consider the state variables as x1 = −A cos(θ), x2 = 
A sin(θ), and x3 = y0. The following SOGI flter can be 
considered to estimate the orthogonal signal: 
Figure 3: Extended state-based DC o˙set rejection technique [43]. 
ẋ1 = x2ω (5a) 
ẋ2 = −x1ω + k (y − x2 − x3) ω (5b) 
ẋ3 = kdc(y − x2 − x3)ω (5c) 
where k is SOGI gain and kdc is the DC o˙set estimation 
gain. Block diagram of this technique is given in Fig. 3. 








y s3 + (k + kdc)ωs2 + ω2s + kdcω3 
2x3 kω(s + ω2)
(s) = (6c)
y s3 + (k + kdc)ωs2 + ω2s + kdcω3 
From the transfer functions (6a) and (6b), one can see 
that both acts as a band-pass flter and x1 introduces 90◦ 
phase-shift i.e. generates orthogonal signal. Similar to 
LPF-based technique, this technique has also one addi-
tional gain to tune w.r.t. standard SOGI flter. It is sug-
gested in the literature that the gain k0 should be chosen 
signifcantly smaller than k to obtain a trade-o˙ between 
fast dynamic response and good transient performance. 
Moreover, when this flter will be used inside single-phase 
SRF-PLL (Fig. 1), tuning the closed-loop system (includ-
ing PI controller gains) can be very complicated. In or-
der to introduce a systematic gain-tuning procedure, frst 
a small-signal model of the PLL system needs to be de-
veloped. To do this, time-domain solutions of the state 
variables x1 and x2 are to be obtained from eq. (6a) and 
(6b). However, by substituting the value of y(s) in these 
equations, one get a ffth-order denominator polynomial. 
Obtaining the inverse Laplace solution of such a high-order 
polynomial is not straightforward. This limits the devel-
opment of systematic design procedure. Moreover, tuning 
k and k0 are also not straightforward. 
2.2. Proposed Technique 
The proposed technique uses state-space method. To 
develop the estimator, let us consider the state variables 
3 
Figure 4: Proposed DC rejection capable orthogonal signal genera-
tor. 
as, x1 = −A cos(θ), x2 = y0 + A sin(θ) and x3 = A sin(θ). 
Then the following estimator can be designed to generate 
orthogonal signal: 
ẋ1 = x2ω − (y − x3) ω (7a) 
ẋ2 = −x1ω + k (y − x2) ω (7b) 
ẋ3 = −x1ω (7c) 
where k > 0 is the tuning gain. Block diagram of the 
proposed orthogonal signal generator is given in Fig. 4. 
Unlike the reviewed techniques in Sec. 2.1, proposed tech-




y s3 + kωs2 + 2ω2s + kω3 
x2 kωs
2 + ω2s + kω3 
(s) = (8b)




y s3 + kωs2 + 2ω2s + kω3 
From the transfer functions (8a) and (8c), it can be seen 
that they act as a band-pass flter and generates the or-
thogonal signal without any additional gain or low-pass 
fltering. As such, the proposed technique can be consid-
ered as a signifcantly simpler approach than similar other 
techniques reported in the literature. 
2.2.1. Frequency estimation 
The proposed technique requires the angular frequency 
of the grid voltage signal which is unknown in practice. To 
estimate that unknown frequency, a PLL or FLL can be 
connected to the proposed OSG as shown in Fig. 1. How-
ever, this will require the tuning of the PLL gains or the 
FLL gain. This necessitates the development of a small-
signal model of the closed-loop system. To overcome this 
issue, derivative-based frequency estimation technique can 
be used. This type of approach is often used in various 
variants of open-loop grid synchronization technique e.g. 
Figure 5: Block diagram of the proposed technique for a single-phase 
system. 
[37, 38]. This approach will be considered here as well. 
State variables x1 and x3 can be directly used in estimat-
ing the frequency. However, this will make the convergence 
slower in the presence of voltage sag. This can be avoided 
by using normalization. Normalization will give two sig-
nals with unitary amplitude. The normalization process 
can be written as: 
x1 
xn1 = p = − cos(ωt + φ) (9a) 
x1
2 + x2 3 
x3 
xn3 = p = sin(ωt + φ) (9b) 
x1
2 + x2 3 
By calculating the time-derivative of the normalized sig-
nals given in eq. (9), the following signals can be obtained: 
ẋn1 = ω sin(ωt + φ) (10a) 
ẋn3 = ω cos(ωt + φ) (10b) 
Then the unknown frequency ω can be obtained by using 
the following formula: 
2 2ω2 = xn1 + x (11)n3 
The frequency obtained through direct derivative estima-
tion may show some fuctuations. A lead-lag smoother can 
be used to reduce the fuctuation. The following lead-lag 
flter is recommended in [38]: 
1 + 5 × 10−3s 
LL(s) = (12)
1 + 20 × 10−3s 
Lead-lag flter (12) can be used if fuctuation reduction is 
required. An overview of the proposed grid synchroniza-
tion scheme is given in Fig. 5. 
3. Extension to Three-Phase Case 
The proposed technique as developed in Sec. 2.2 can be 
easily applied to a three-phase system. For this purpose, 
4 
Figure 6: Block diagram of the proposed technique for a three-phase system. 
let us consider the following unbalanced three-phase grid 
voltage signals with DC o˙set: 
Va = Va0 + V 
+ sin(ωt + φ+) + V − sin(ωt + φ−) (13a)| {z }
θ+ 
Vb = Vb0 + V 
+ sin(θ+ − 2π 
3 










) + V − sin(θ− − 2π ) (13c)
3 
where V + and V − are the positive and negative sequence 
amplitudes, φ+ and φ− are the positive and negative se-
quence initial phase-angles, and Va0, Vb0, Vc0 are the DC 
o˙sets in phase a, b, and c, respectively. By applying the 
Clarke transformation [55], three-phase grid voltages as 
given in eq. (13) can be reduced to the following two sig-
nals: ⎡ ⎤   −1 −1 VaVα 2 1 2 √2 ⎦= √ ⎣ Vb (14)3 − 3Vβ 3 0 2 2 Vc| {z }
Tαβ 
Vα = Vα0 + V 
+ sin(θ+)+ V − sin(θ−) (15a) 
proposed orthogonal signal generator, the following signals 
can be obtained: 
x1α = −V + cos(θ+) − V − cos(θ−) (16a) 
x3α = V 
+ sin(θ+) + V − sin(θ−) (16b) 
x1β = V 
− sin(θ−) − V + sin(θ+) (16c) 
x3β = V 
− cos(θ−) − V + cos(θ+) (16d) 
From the signals obtained by eq. (16), the PSC can be 
calculated as: 
x3α − x1β x1α + x3β
V + = , V + = − (17)α β2 2 
Once the positive sequence components are obtained, the 
unknown frequency ω can be calculated using the same 
approach as described in Sec. 2.2.1. For this purpose, 
normalized signals need to be computed and are given be-
low: 
V + 
V + α = q = sin(ωt + φ+) (18a)nα 
Vα 
+ + V + β 
V + 
V + β = q = cos(ωt + φ+) (18b)nβ 
Vα 
+ + Vβ 
+ 




| {z } | {z }
V + V − 
Vβ = Vβ0 + V 
− cos(θ−) − V + cos(θ+) (15b)| {z } | {z }
V − V + 
1 1where Vα0 = (2Va0 − Vb0 − Vc0) and Vβ0 = √ (Vb0 −3 3 
Vc0). In the case of unbalanced three-phase voltages, the 
objective is to estimate the positive sequence components 
(PSC) i.e. V + and V + . The proposed technique can be α β 
used to extract the PSC from the unbalanced three-phase 
voltages. By passing Vα and Vβ individually through the 
computed as: 
V̇ + = ω cos(ωt + φ+)nα (19a) 
V̇ + = −ω sin(ωt + φ+) (19b)nβ 
Finally, the unknown frequency can be computed as:  2  2 
ω2 = V̇ + + V̇ + (20)nα nβ 
An overview of the proposed technique for the three-phase 
case is given in Fig. 6. 
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Figure 7: HIL experimental results for Test SP1: +2Hz frequency 
jump. 
4. Results and Discussions 
To verify the e˙ectiveness of the proposed technique, 
in this Section experimental studies are considered. As a 
comparative technique, an improved extended SOGI PLL 
(as described in Sec. 2.1.2) [52, 53] is considered. Im-
proved SOGI-PLL (ISOGI-PLL) parameters are chosen as: √ 
k = 2, kdc = 0.22,kp = 4/ts, and ki = k√p
2/4ζ2 where 
ts = 60msec. and the damping ratio ζ = 1/ 2. The pa-
rameter of the proposed technique is selected as the same √ 
as improved SOGI-PLL i.e. k = 2. Both techniques 
are implemented in Matlab/Simulink with a sampling fre-
quency of 10kHz and Trapezoidal method has been se-
lected as the discretization technique for the continuous 
integrators. 
4.1. Hardware-in-the loop Experimental Study 
in-the-loop (HIL) experimental study. 
4.1.1. Single-Phase Grid Voltage 
To test the performance of the proposed technique, 
four challenging test scenarios are considered in the single-
phase case. The considered test-cases are: 
• SP1:+2Hz frequency jump 
• SP2: +0.15p.u. DC o˙set jump 
• SP3: +45 ◦ phase jump 
• SP4: −0.4p.u. voltage sag 
Figure 7 shows the grid voltage signal, estimated frequen-
cies, and the phase estimation errors for test case SP1. 
Results show that both techniques reacted very fast to 
Figure 8: HIL experimental results for test case SP2: +0.15p.u. DC 
o˙set jump. 
This section presents dSPACE 1104 board-based Hardware-





Figure 10: HIL experimental results for test case SP4: −0.4p.u. 
voltage sag. 
the change in grid frequency. By considering a steady-
state band of ±0.1Hz, the proposed technique converged 
in ≈ 1.5 cycles while the ISOGI-PLL took ≈ 3 cycles. The 
proposed technique demonstrated insignifcant peak over-
shoot, however, the same can not be said for ISOGI-PLL. 
ISOGI-PLLs convergence time can be reduced by selecting 
a lower settling time for the PI controller tuning. How-
ever, this will deteriorate the transient performance. Fast 
convergence of the frequency generally implies fast conver-
gence for the instantaneous phase estimation error. This 
is clearly demonstrated in Fig. 7. The phase estimation 
error for the proposed technique converged in ≈ 1.5 cy-
cles with peak overshoot of 6.2 
◦ 
while ISOGI-PLLs peak 
overshoot is 1.5 times of the proposed technique. 
The next test considers DC o˙set. In this case, a DC 
o˙set of +0.15p.u. is suddenly added to the grid voltage 
signal. Figure 8 shows the grid voltage signal, estimated 
frequencies, and the phase estimation errors for the case 
SP2. Both techniques quickly detected the change in DC 
o˙set value and reacted accordingly. The frequency es-
timated by the proposed technique converged in ≈ 1.25 
cycles with a peak overshoot of 0.48Hz while ISOGI-PLL 
converged in ≈ 2.5 cycles with a peak overshoot of 1.4Hz. 
This implies that the proposed technique converged two 
times faster with 67% less peak overshoot in frequency. 
The proposed techniques peak overshoot is 1.88 
◦ 
while for 
ISOGI-PLL the peak overshoot is 2.8 
◦ 
which is ≈ 1.5 times 
more than the proposed technique. 
Due to fault in the grid, the phase-angle may experi-
ence sudden jump. This situation is considered in test case 
SP3 where the grid voltage’s phase-angle suddenly experi-
enced +45 
◦ 
jump. Figure 9 shows the grid voltage signal, 
estimated frequencies, and the phase estimation errors for 
test case SP3. The frequency estimated by the proposed 
Figure 11: HIL experimental results for test case TP1: −2Hz fre-
quency jump. 
technique converged in ≈ 3 cycles with a peak overshoot of 
7.5Hz while ISOGI-PLL took ≈ 5 cycles with a peak over-
shoot of 8.8Hz. Phase estimation errors convergence times 
are similar to frequency estimation case. Experimental re-
sults as shown in Fig. 9 demonstrate the suitability of the 
proposed technique over ISOGI-PLL. 
The fnal test case considers voltage sag. Figure 10 
shows the grid voltage signal, estimated frequencies, and 
the phase estimation errors for test case SP4. Exper-
imental results show that both techniques have similar 
peak overshoot in the frequency estimation case, however, 
the proposed technique converged faster. In the case of 
phase estimation error, both techniques have similar per-
formances. It is to be noted here that the proposed tech-
nique has only one parameter to tune while ISOGI-PLL 
has two parameters to tune in the ISOGI part. 
All the experimental results shown in this Section demon-
strate the e˙ectiveness and suitability of the proposed tech-
nique. The proposed technique either performed better or 
similar to ISOGI-PLL despite having only one parameter 
to tune. 
4.1.2. Three-Phase Grid Voltages 
In this Section, the performance of the proposed tech-
nique will be considered for a three-phase system. For this 
purpose, the following test cases are considered: 
• TP1:−2Hz frequency jump 
• TP2: −0.1p.u. DC o˙set in phase b and c. 
• TP3: Balanced to unbalanced step test 
• TP4: Harmonics step test 
7 
Figure 12: HIL experimental results for test case TP2: −0.1p.u. DC 
o˙set jump in phase b and c. 
Figure 13: HIL experimental results for test case TP3: Balanced to 
unbalanced voltages step test. 
Figure 14: HIL experimental results for test case TP4: Harmonics 
step test. 
Figure 11 shows the grid voltage signal, estimated fre-
quencies, and the phase estimation errors for the test case 
TP1. Results show that the frequency estimated by the 
proposed technique converged in ≈ 1.5 cycles with neg-
ligible overshoot. However, ISOGI-PLL took more than 
≈ 3 cycles with ≈ 0.75Hz overshoot. As the proposed 
technique converged signifcantly faster than ISOGI-PLL, 
the phase estimation error by the proposed technique also 
converged signifcantly faster with lower peak overshoot 
w.r.t. ISOGI-PLL. As a result, it can be said that the 
proposed technique is not only easy to tune but also has 
fast convergence. 
DC o˙set may not be avoided in many cases. The 
next test case considers sudden addition of DC o˙set to 
phase b and c while phase a remains una˙ected. Figure 12 
shows the grid voltage signal, estimated frequencies, and 
the phase estimation errors for test case TP2. The fre-
quency estimated by the proposed technique permanently 
entered within the band ±0.1Hz within just 4msec. with a 
peak overshoot of only 0.14Hz. The frequency estimated 
by the ISOGI-PLL converged in ≈ 1.25 cycle with a peak 
overshoot of 0.4Hz. Since the estimated frequencies did 
not deviate much from the actual frequency, the phase es-
timation error also did not deviate much from the actual 
value. The proposed technique showed a peak overshoot of 
0.4 
◦ 
while the peak overshoot of ISOGI-PLL is ≈ 1.5 times 
higher at ≈ 0.62 ◦ . 
Unbalanced three-phase voltages are not that uncom-
mon in power grid. As such any grid synchronization al-
gorithm should be able to handle unbalanced voltages in 
three-phase system. Test case TP3 considers unbalanced 
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Table 1: Details of the distorted grid voltages used in test case TP4 
Component Magnitude (p.u.) Phase 
Positive sequence (50Hz) 0.711 5 
◦ 
Negative sequence (50Hz) 0.232 50.1 
◦ 
3rd harmonics 0.15 40 
◦ 
5th harmonics 0.18 40 
◦ 
7th harmonics 0.17 180 
◦ 
11th harmonics 0.08 180 
◦ 
Subharmonic (30Hz) 0.07 0 
◦ 
Interharmonic (160Hz) 0.06 −45 ◦ 
(a) 
(b) 
Figure 15: Considered experimental setup - (a) Block diagram of the 
experimental setup and (b) Experimental platform. 
voltages. Initially, the grid voltages had only positive se-
quence component V + = 1∠0 
◦ 
. Suddenly, after the fault, 
negative sequence voltages are introduced in the grid. The 
post-fault grid voltages are comprised of positive sequence 
0.65∠60 
◦ 
and negative sequence 0.35∠ − 40 ◦ . In addition, 
the frequency also jumped −2Hz. Figure 13 shows the 
grid voltage signal, estimated frequencies, and the phase 
estimation errors for test case TP3. Experimental results 
show that both techniques quickly detected the unbalanced 
voltages and the change in frequency. The frequency esti-
mated by the proposed technique converged in ≈ 3 cycles 
while it is ≈ 5 cycles for ISOGI-PLL. Moreover, the peak 
frequency overshoot is also two times more for the ISOGI-
PLL. These results show the e˙ectiveness of the proposed 
technique in the case of unbalanced step test. 
Harmonics is another important factor that may be 
unavoidable in some cases. Test case TP4 considers dis-
torted grid voltages. Considered harmonics voltages are 
given in Table 1. In addition, frequency jump of +2Hz is 
considered as well. Figure 14 shows the grid voltage signal, 
estimated frequencies, and the phase estimation errors for 
test case TP4.Experimental results show that both tech-
niques have similar convergence time for frequency esti-
mation, however, the proposed technique has lower peak 
overshoot. The phase estimation error convergence time 
is also very similar for the comparative techniques, how-
ever, the peak overshoot is 7.3 
◦ 
for the proposed technique 
while it is 12.5 
◦ 
for ISOGI-PLL. This shows the perfor-
mance improvement by the proposed technique in terms 
of peak overshoot. 
All the experimental results presented in this Section 
show that similar to the single-phase case, proposed tech-
nique either performed better or similar to ISOGI-PLL in 
the three-phase case. This demonstrates the suitability 
and e˙ectiveness of the proposed technique. 
4.2. Experimental Study 
The experimental setup used in this work is given in 
Fig. 15. To emulate the adverse grid voltage signal, a DC 
motor is coupled to the synchronous generator. Voltage at 
the load side is measured by a LEM LV25-P sensor. The 
experimental data of the grid voltage is processed by using 
a Texas Instruments TMS320F28335 digital signal proces-
sor. The sampling frequency is set to 10 kHz. The stud-
ied techniques are implemented in Simulink and embedded 
into the DSP by using Matlab2017b/Simulink and C2000 
Code Generation Tools v6.0.0 software. The results are 
observed in a digital storage oscilloscope (Rigol DS1054Z) 
connected to Digital to Analog Converter (DAC) module. 
In the frst test, sudden change of −2Hz in frequency is 
considered. Experimental results in this case are given in 
Fig. 16 (a). They show that the proposed technique con-
verged rapidly within 50msec. whereas ISOGI-PLL took 
80msec. Moreover, ISOGI-PLL has signifcant peak over-
shoot compared to the proposed technique. It should be 
noted that the proposed technique is showing second-order 
response with peak overshoot. This was not the case in 
HIL experimental study. This is because the frequency 
change happened together with phase change as shown in 
the grid voltage signal of Fig. 16 (a). 
In the second test, harmonics robustness of the two 
techniques are considered. In this test, the grid voltage is 
suddenly corrupted with harmonics. Experimental results 
in this case are given in Fig. 16 (b). They show that both 
techniques have similar performance in presence of har-
monics. It is to be noted here that the proposed technique 
has 1 parameter to tune while ISOGI-PLL has 4. 
5. Conclusions 
This paper was dedicated to unknown grid frequency 
estimation in the presence of DC o˙set. A low-pass flter-





Figure 16: Experimental test results using the setup in Fig. 15: (a) Frequency step test and (b) Distorted grid voltage test. 
was proposed for this purpose. The proposed technique [6] A. Rahoui, A. Bechouche, H. Seddiki, D. O. Abdeslam, Grid 
has simple structure and overcome the tuning limitation voltages estimation for three-phase PWM rectifers control with-
out AC voltage sensors, IEEE Transactions on Power Electron-of similar other techniques available in the literature. It is ics 33 (2018) 859–875. 
easy-to-implement and suitable for both single and three- [7] S. A. Belfedhal, E. M. Berkouk, Y. Messlem, Analysis of grid 
phase grid voltages. Comparative experimental results connected hybrid renewable energy system, Journal of Renew-
able and Sustainable Energy 11 (2019) 014702. demonstrated that the proposed technique performs ei-
[8] M. Mansour, M. Mansouri, S. Bendoukha, M. Mimouni, Ather better or similar to another state-of-the-art technique grid-connected variable-speed wind generator driving a fuzzy-
without any additional tuning gain. This clearly demon- controlled pmsg and associated to a fywheel energy storage 
strates the suitability of the proposed technique. system, Electric Power Systems Research 180 (2020) 106137. 
[9] E. Can, H. H. Sayan, A novel SSPWM controlling inverter 
running nonlinear device, Electrical Engineering 100 (2018) 39– 
46.References 
[10] A. Benali, M. Khiat, T. Allaoui, M. Denai, Power quality im-
[1] F. Tlili, A. Kadri, F. Bacha, Advanced control strategy for bidi- provement and low voltage ride through capability in hybrid 
rectional three phase ac/dc converter, Electric Power Systems wind-PV farms grid-connected using dynamic voltage restorer, 
Research 179 (2020) 106078. IEEE Access 6 (2018) 68634–68648. 
[2] A. Sahli, F. Krim, A. Laib, B. Talbi, Model predictive control [11] E. Can, The levels e˙ect of the voltage generated by an in-
for single phase active power flter using modifed packed u-cell verter with partial source on distortion, International Journal 
(mpuc5) converter, Electric Power Systems Research 180 (2020) of Electronics (2020) 1–22. 
106139. [12] S.-A. Amamra, K. Meghriche, A. Cherif, B. Francois, Mul-
[3] M. Merai, M. W. Naouar, I. Slama-Belkhodja, E. Monmasson, tilevel inverter topology for renewable energy grid integration, 
An adaptive PI controller design for DC-link voltage control of IEEE Transactions on Industrial Electronics 64 (2017) 8855– 
single-phase grid-connected converters, IEEE Transactions on 8866. 
Industrial Electronics 66 (2019) 6241–6249. [13] E. Can, Power regulation by couple half wave lpwm rectifer at 
[4] A. Safa, E. M. Berkouk, Y. Messlem, A. Gouichiche, A ro- three-phase loads, Tehni£ki glasnik 13 (2019) 184–191. 
bust control algorithm for a multifunctional grid tied inverter [14] E. Can, The modeling and analysis of a power transmission 
to enhance the power quality of a microgrid under unbalanced line supplied by a solar power plant, Tehni£ki glasnik 12 (2018) 
conditions, International Journal of Electrical Power & Energy 124–130. 
Systems 100 (2018) 253–264. [15] S. Ouchen, H. Steinhart, M. Benbouzid, F. Blaabjerg, Ro-
[5] E. Can, Novel high multilevel inverters investigated on simula- bust DPC-SVM control strategy for shunt active power flter 
tion, Electrical Engineering 99 (2017) 633–638. based on H-infnity regulators, International Journal of Electri-
cal Power & Energy Systems 117 (2020) 105699. 
10 
[16] S. Biricik, H. Komurcugil, N. D. Tuyen, M. Basu, Protection of 
sensitive loads using sliding mode controlled three-phase DVR 
with adaptive notch flter, IEEE Transactions on Industrial 
Electronics 66 (2018) 5465–5475. 
[17] S. Biricik, H. Komurcugil, Optimized sliding mode control to 
maximize existence region for single-phase dynamic voltage re-
storers, IEEE Transactions on Industrial Informatics 12 (2016) 
1486–1497. 
[18] M. C. Kisacikoglu, M. Kesler, L. M. Tolbert, Single-phase on-
board bidirectional PEV charger for V2G reactive power oper-
ation, IEEE Transactions on Smart Grid 6 (2014) 767–775. 
[19] J. Carmona-Sánchez, M. Barnes, J. M. Apsley, Virtual energy 
storage: Converting an AC drive to a smart load, IEEE Trans-
actions on Energy Conversion 33 (2018) 1342–1353. 
[20] H. Ma, A. A. Girgis, Identifcation and tracking of harmonic 
sources in a power system using a Kalman flter, IEEE Trans-
actions on Power Delivery 11 (1996) 1659–1665. 
[21] Y. Amirat, Z. Oubrahim, G. Feld, M. Benbouzid, Phasor es-
timation for power quality monitoring: Least square versus 
Kalman flter, in: IECON 2017-43rd Annual Conference of the 
IEEE Industrial Electronics Society, IEEE, 2017, pp. 4339–4343. 
[22] C. Subramanian, R. Kanagaraj, Single-phase grid voltage at-
tributes tracking for the control of grid power converters, IEEE 
Journal of Emerging and Selected Topics in Power Electronics 
2 (2014) 1041–1048. 
[23] B. P. McGrath, D. G. Holmes, J. J. H. Galloway, Power con-
verter line synchronization using a discrete fourier transform 
(DFT) based on a variable sample rate, IEEE Transactions on 
Power Electronics 20 (2005) 877–884. 
[24] Y. Terriche, J. M. Guerrero, J. C. Vasquez, Performance im-
provement of shunt active power flter based on non-linear least-
square approach, Electric Power Systems Research 160 (2018) 
44–55. 
[25] D. Yazdani, M. Mojiri, A. Bakhshai, G. Joos, A fast and ac-
curate synchronization technique for extraction of symmetrical 
components, IEEE Transactions on Power Electronics 24 (2009) 
674–684. 
[26] S. Mekhilef, M. Tarek, N. Abd. Rahim, Single-phase hybrid ac-
tive power flter with adaptive notch flter for harmonic current 
estimation, IETE Journal of Research 57 (2011) 20–28. 
[27] A. Kherbachi, A. Chouder, A. Bendib, K. Kara, S. Barkat, 
Enhanced structure of second-order generalized integrator 
frequency-locked loop suitable for DC-o˙set rejection in single-
phase systems, Electric Power Systems Research 170 (2019) 
348–357. 
[28] A. Bendib, A. Chouder, K. Kara, A. Kherbachi, S. Barkat, 
W. Issa, New modeling approach of secondary control layer for 
autonomous single-phase microgrids, Journal of the Franklin 
Institute 356 (2019) 6842–6874. 
[29] H. Ahmed, M. L. Pay, M. Benbouzid, Y. Amirat, E. Elbouch-
ikhi, Hybrid estimator-based harmonic robust grid synchroniza-
tion technique, Electric Power Systems Research 177 (2019) 
106013. 
[30] H. Ahmed, S.-A. Amamra, M. Bierho˙, Frequency-locked loop 
based estimation of single-phase grid voltage parameters, IEEE 
Transactions on Industrial Electronics 66 (2019) 8856 – 8859. 
doi:10.1109/TIE.2018.2873527. 
[31] H. Ahmed, M. Bierho˙, M. Benbouzid, Multiple nonlinear har-
monic oscillator-based frequency estimation for distorted grid 
voltage, IEEE Transactions on Instrumentation and Measure-
ment 69 (2020) 2817–2825. 
[32] H. Ahmed, M. Benbouzid, On the enhancement of generalized 
integrator-based adaptive flter dynamic tuning range, IEEE 
Transactions on Instrumentation and Measurement (2020). 
doi:10.1109/TIM.2020.2982232. 
[33] H. Ahmed, M. Benbouzid, Simplifed second-order generalized 
integrator-frequency-locked loop, Advances in Electrical and 
Electronic Engineering 17 (2019) 405–412. 
[34] H. Ahmed, S.-A. Amamra, I. Salgado, Fast estimation of phase 
and frequency for single-phase grid signal, IEEE Transactions 
on Industrial Electronics 66 (2019) 6408–6411. 
[35] P. Shah, B. Singh, Adaptive observer based control for roof-top 
solar PV system, IEEE Transactions on Power Electronics 35 
(2020) 9402 – 9417. 
[36] H. Ahmed, M. L. Pay, M. Benbouzid, Y. Amirat, E. Elbouch-
ikhi, Gain normalized adaptive observer for three-phase system, 
International Journal of Electrical Power & Energy Systems 118 
(2020) 105821. 
[37] Y. Terriche, M. U. Mutarraf, M. Mehrzadi, A. Lashab, J. M. 
Guerrero, J. C. Vasquez, D. Kerdoun, Adaptive CDSC-based 
open-loop synchronization technique for dynamic response en-
hancement of active power flters, IEEE Access 7 (2019) 96743– 
96752. 
[38] A. Safa, E. M. Berkouk, Y. Messlem, Z. Chedjara, 
A. Gouichiche, A pseudo open loop synchronization technique 
for heavily distorted grid voltage, Electric Power Systems Re-
search 158 (2018) 136–146. 
[39] M. Karimi-Ghartemani, Enhanced phase-locked loop structures 
for power and energy applications, John Wiley & Sons, 2014. 
[40] Z. Chedjara, A. Massoum, S. Massoum, P. Wira, A. Safa, 
A. Gouichiche, A novel robust PLL algorithm applied to the 
control of a shunt active power flter using a self tuning flter 
concept, in: 2018 IEEE International Conference on Industrial 
Technology (ICIT), IEEE, 2018, pp. 1124–1131. 
[41] A. A. Ahmad, M. Pichan, A. Abrishamifar, A new simple struc-
ture PLL for both single and three phase applications, Interna-
tional Journal of Electrical Power & Energy Systems 74 (2016) 
118–125. 
[42] M. E. Meral, D. Çelik, Benchmarking simulation and theory of 
various PLLs produce orthogonal signals under abnormal elec-
tric grid conditions, Electrical Engineering 100 (2018) 1805– 
1817. 
[43] M. Ciobotaru, R. Teodorescu, F. Blaabjerg, A new single-phase 
PLL structure based on second order generalized integrator, in: 
Power Electronics Specialists Conference, 2006. PESC’06. 37th 
IEEE, IEEE, 2006, pp. 1–6. 
[44] A. Bechouche, H. Sediki, D. O. Abdeslam, S. Haddad, An 
adaptive neural PLL for grid synchronization, in: IECON 2012-
38th Annual Conference on IEEE Industrial Electronics Society, 
IEEE, 2012, pp. 4451–4456. 
[45] S.-R. Nam, J.-Y. Park, S.-H. Kang, M. Kezunovic, Phasor esti-
mation in the presence of DC o˙set and CT saturation, IEEE 
Transactions on Power Delivery 24 (2009) 1842–1849. 
[46] F. Chishti, S. Murshid, B. Singh, Weak grid intertie WEGS with 
hybrid generalized integrator for power quality improvement, 
IEEE Transactions on Industrial Electronics 67 (2020) 1113– 
1123. 
[47] M. L. Pay, H. Ahmed, Modeling and tuning of circular limit 
cycle oscillator FLL with preloop flter, IEEE Transactions on 
Industrial Electronics 66 (2019) 9632–9635. 
[48] J. Matas, M. Castilla, J. Miret, L. G. de Vicuña, R. Guzman, 
An adaptive prefltering method to improve the speed/accuracy 
tradeo˙ of voltage sequence detection methods under adverse 
grid conditions, IEEE Transactions on Industrial Electronics 
61 (2013) 2139–2151. 
[49] H. A. Hamed, A. F. Abdou, E. H. Bayoumi, E. El-Kholy, Fre-
quency adaptive CDSC-PLL using axis drift control under ad-
verse grid condition, IEEE Transactions on Industrial Electron-
ics 64 (2017) 2671–2682. 
[50] M. Karimi-Ghartemani, S. A. Khajehoddin, P. K. Jain, 
A. Bakhshai, M. Mojiri, Addressing DC component in PLL 
and notch flter algorithms, IEEE Transactions on Power Elec-
tronics 27 (2012) 78–86. 
[51] H. Ahmed, M. Benbouzid, Demodulation type single-phase PLL 
with DC o˙set rejection, Electronics Letters 56 (2020) 344–347. 
[52] S. Murshid, B. Singh, Reduced sensor based PMSM driven 
autonomous solar water pumping system, IEEE Transactions 
on Sustainable Energy (2019). doi:10.1109/TSTE.2019.2924012. 
[53] B. Singh, P. Shah, I. Hussain, ISOGI-Q based control algorithm 
for a single stage grid tied SPV system, IEEE Transactions on 
Industry Applications 54 (2017) 1136–1145. 
[54] V. Kaura, V. Blasko, Operation of a phase locked loop sys-
11 
tem under distorted utility conditions, IEEE Transactions on 
Industry applications 33 (1997) 58–63. 
[55] W. Duesterhoeft, M. W. Schulz, E. Clarke, Determination of 
instantaneous currents and voltages by means of alpha, beta, 
and zero components, Transactions of the American Institute 
of Electrical Engineers 70 (1951) 1248–1255. 
12 
